

[Sign in](#)[Google](#)[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

hardware-driven counter special register meta	Search	Advanced Search
---	------------------------	---------------------------------

[Preferences](#)**Web Results 1 - 10 of about 32 for hardware-driven counter special register metadata count bit. (0.34 sec)**

[OsFaqWiki - Reference All In One](#)

A Pentium developer has a much better tool to tell timings: the Time Stamp Counter: an internal **counter** that can be read using RDTSC **special** instruction ...
www.osdev.org/osfaq2/index.php/ReferenceAllInOne - 282k - [Cached](#) - [Similar pages](#)

[\[PDF\] A L I C E](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)
Trigger system includes a cyclic **counter** of 24 bits to **count** the orbit. ... run in order to create the tag ROOT files and **register** them in the ALICE file ...
aliceinfo.cern.ch/static/Documents/TDR/Computing/All/alice_computing.pdf - [Similar pages](#)

[\[PDF\] €¡¤£¥¡§!© ! "¡£\\$#&% #& ¡\('0\) 13254 6¥#87 9¥@BA C ¡D E, ¡¤ "£ FG ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)
count:String):boolean) and one to check if a bill is already paid ... typically be used in a database application as an index to the **metadata** of the ...
www.cs.kuleuven.ac.be/publicaties/rapporten/cw/CW428.pdf - [Similar pages](#)

[Program List](#)

Such system includes a small 32-bit RISC processor, several peripherals attached to the internal buses and a **special** DSP unit closely attached to the ...
www.sysf.physto.se/RT2005/html/talks.html - 323k - [Cached](#) - [Similar pages](#)

[\[PDF\] Towards an Open Trusted Computing Framework](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)
operating system and file system in configuration and **meta-data**. ... The 64 **bit register** is encrypted with the **register** key, and stored in the first of four ...
www.cs.auckland.ac.nz/~cthombor/Students/mbarrett/mbarrettThesis.pdf - [Similar pages](#)

[Mac OS X 10.5 Details? \[Archive\] - Mac Forums](#)

Better, serious support for **metadata** is my top wish from 10.5, ... Each folder has a **special** bit called the "Bundle Bit" turn this on and a folder appears ...
forums.macrumors.com/archive/index.php/t-156291.html - 349k - [Cached](#) - [Similar pages](#)

[\[PDF\] Copyright by Ravindra Nath Bhargava 2003](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)
Critical Input Source: This two-bit **counter** tracks which input source. **register** is satisfied last. When the **counter** is saturated at zero, then ...
lca.ece.utexas.edu/pubs/ravi_bhargava_dissertation_2003.pdf - [Similar pages](#)

[\[PDF\] Draft Developer Guidelines for Real-Time Java](#)

File Format: PDF/Adobe Acrobat
The following JDK 1.5 **meta-data** annotations enable reliable stack allocation of Java objects. Assume. availability of a **special** byte-code verifier to ...
research.aonix.com/jsc/rtjava.guidelines.11-13-04.pdf - [Similar pages](#)

[\[PDF\] BlueCat Linux User's Guide](#)

File Format: PDF/Adobe Acrobat
Name provided by the PMD at **registration**. - <state>. - The current PMD state, one of the following: ON, OFF, STOP, AUTO or **SPECIAL** ...
www.lynuxworks.com/support/bluecat/docs/bluecat40/0443-01-bcl4_users_guide.pdf -

[Sign in](#)[Google](#)[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#) [Search](#)[Advanced Search](#)
[Preferences](#)**Web** Results 1 - 10 of about 363 for **hardware-driven counter special register count bit**. (0.27 seconds)

Interrupts

This mask **bit** is part of the condition code **register**, or a **special interrupt** ... the program **counter** will be pointing to the next instruction of the program ...
goforit.unk.edu/asm/intns_1.htm - 29k - [Cached](#) - [Similar pages](#)

Diagnostic error injection for a synchronous bus system - US ...

The routine loads the injection bus cycle **count** into a hardware **counter** and the bus data into a hardware **register**, and then either the error injection ...
www.patentstorm.us/patents/5001712-description.html - 45k - [Cached](#) - [Similar pages](#)

[PDF] A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots ...

File Format: PDF/Adobe Acrobat
 ciated with a single **bit** in the execution **counter**, as. shown in Figure 4. ... we employed **special hardware** capable of capturing dy- ...
ieeexplore.ieee.org/iel5/6210/16584/00765946.pdf - [Similar pages](#)

[PS] A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots ...

File Format: Adobe PostScript - [View as Text](#)
 ciated with a single **bit** in the execution **counter**, as. shown in Figure 4. ... able through **special instructions**. Once extracted, the ...
www.crhc.uiuc.edu/IMPACT/ftp/conference/isca-99-hotspot.ps - [Similar pages](#)

[PS] Compiler-directed Computation Reuse (CCR) enhances pro- gram ...

File Format: Adobe PostScript - [View as Text](#)
 When the **counter** bit corresponding to a threshold is set for ... in a **special shift register** called the. activity vector. ,. shown in Figure 7. ...
www.crhc.uiuc.edu/IMPACT/ftp/conference/asplos-00-reuse.ps - [Similar pages](#)

Method and apparatus for elastic shorts testing, a hardware ...

After this **count**, the 1 is shifted to the next **bit** in the **register** and another ... wherein the **shift register** uses a **counter** for each **bit** on the interface. ...
www.freepatentsonline.com/20020078402.html - 45k - [Cached](#) - [Similar pages](#)

Method and apparatus for elastic shorts testing, a hardware ...

After this **count**, the 1 is shifted to the next **bit** in the **register** and another ... in the system or attached in manufacturing or for **special field testing** ...
www.freepatentsonline.com/6711706.html - 47k - [Cached](#) - [Similar pages](#)

[PDF] Page 1 10623 Roselle Street, San Diego, CA 92121 • (858) 550-9559 ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 This instantly latches the **count** of the selected **counter**. (selected via the SC1 and SC0 bits) in a 16-bit hold **register**. (An alternative method of latching ...
www.accesio.com/manuals/104-da12-8a.pdf - [Similar pages](#)

[PDF] A Programmable Co-processor for Profiling

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 separate **special-purpose register** files: value, index, constant, base ... Structure. Size.
 Ports. Transistor. **Count**. PC Filter bit-mask ...
www-sal.cs.uiuc.edu/~zilles/papers/profiler.hpcapdf - [Similar pages](#)

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	26	(monitor\$4 near6 counter) same (reset with counter) same (access with (memory instruction))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:08
S2	40	((increment\$4 with counter) and ((cache and performance) same (metric count\$3) same (profiling and instruction))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:28
S3	34	((increment\$4 with counter) and ((cache and performance) same ((threshold exceed\$4) and (metric count\$3))) and (profiling same instruction)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:30
S4	42	(S2 or S3) and ((monitor trac\$3) with (program test code))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:59
S5	42	S4 not (Dewitt.in. and @rlad>"20021022")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:34
S6	3	S4 not (Dewitt.in:) and @rlad<"20021022"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:59
S7	0	S4 and (Dewitt.in.) and @pd<="20011122"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:36
S8	0	S4 and (Dewitt.in.) and @ad<="20011122"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:36

EAST Search History

S9	12	S4 not (Dewitt.in.) and @ad<="20011122"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:36
S10	7	S9 not "Business Machines".as.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:45
S11	2	(execution same (profiling (performance and (metric counter))) and (disabl\$4 with (count near3 bit))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:48
S12	323	(execution same (profiling (performance and (metric counter))) and ((count near3 bit))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:48
S13	6	S12 and (((stop disabl\$4) with (profiler counter)) same (exceed\$4 threshold))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:35
S14	3	S4 not (Dewitt.in.) and @rlad<"20030930"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:59
S15	115	S12 and ((monitor trac\$3) with (program test code))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 16:59
S16	45	S15 not (Dewitt.in.) and @rlad<"20030930"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 17:00

EAST Search History

S17	12	S16 and ((profiler counter) same (exceed\$4 threshold))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/27 17:00
S18	10	("5404500" "6163840" "20030154463" "6378064" "5754839").pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 12:01
S19	6	("shadow memory" (instruction near cache)) and (counter same breakpoint) and (threshold same (reset\$3 exceed\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:33
S20	10	("shadow memory" and (instruction near cache)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 12:04
S21	10	S20 and counter and (increment\$4 event reset\$4 threshold)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:47
S22	43	"5557548"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 12:22
S23	18	"5835702"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 12:23
S24	2	"5835702".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 12:24

EAST Search History

S25	3	"6728955".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:26
S26	93054	counter same (reset\$4 and (threshold exceed\$4 value count))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:27
S27	2713	(instruction runtime execution) same ((heap cache memory stack) with (access with (location range)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:30
S28	838	S26 and ((execution runtime performance) same (profiler (count\$3 and metric) profil\$3))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:33
S29	117	S27 and S28	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:31
S30	117	S29 and counter and (increment\$4 event reset\$4 threshold)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:32
S31	93054	S26 and ((profiler counter) same ((increment\$4 reset\$4) with (event reset\$4 threshold value)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:32
S32	223	S31 and ((execution runtime performance) same (profiler (count\$3 and metric) profil\$3)) and ((monitor\$4 with (instrument\$5 inserted instruction code)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:34

EAST Search History

S33	223	S32 and S28	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:34
S34	112	S32 and S27	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:34
S35	112	S34 and S30	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:34
S36	80	S35 and (((stop disable\$4) with (profiler counter)) same (exceed\$4 threshold))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:40
S37	36	S36 and (shadow near6 (memory cache))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:12
S38	0	S37 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:42
S39	0	S36 not S37 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:32
S40	0	S35 not S37 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:42

EAST Search History

S41	1	S35 not S37 and compil\$5 and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:43
S42	5	S32 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:44
S43	0	S29 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:44
S44	24	S28 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:44
S45	0	S35 and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:47
S46	25	(S41 S42 S44)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:45
S47	2	"6862729".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:30
S48	6	("shadow memory" (instruction near cache)) and (counter same breakpoint) and (threshold same (reset\$3 exceed\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:48

EAST Search History

S49	10	("shadow memory" and (instruction near cache)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:48
S50	10	S49 and counter and (increment\$4 event reset\$4 threshold)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:48
S51	24	(S48 S50 S36 S46) and compiler and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 13:49
S52	2098	((software and hardware) same (tracing instrumentation performance)) and (performance with (measuring tool profiler counter))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:32
S53	2813	((software and hardware) same (tracing instrumentation performance monitor\$5)) and (performance with (measuring tool profiler counter))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:32
S54	87	(S52 or S53) and compiler and @rlad<"20030920" and (increment\$4 with count\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:13
S55	87	S54 not S36	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:33
S56	77	S54 not S46	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:33

EAST Search History

S57	0	S56 and ("shadow memory" "control bit" (instruction near cache)) and (counter same breakpoint) and (threshold same (reset\$3 exceed\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:34
S58	5	compiler and ("shadow memory" "control bit" (instruction near cache)) and (counter same breakpoint) and (threshold same (reset\$3 exceed\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:53
S59	16	compiler and ("shadow memory" "control bit" (instruction near cache)) and counter and Levine.in. and @pd<"20020920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:58
S60	14	thresholder and Levine.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 14:58
S61	12	S60 and ("shadow memory" "control bit" (instruction near cache)) and counter and Levine.in. and @pd<"20020920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:11
S62	11	thresholder and "Business Machines".as. not Levine.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:01
S63	0	S62 and tracing and compiler	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:01
S64	1	S62 and trac\$4 and compiler	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:02

EAST Search History

S65	5	(S54 S58 S59 S60 S61 S62 S64) and compiler.clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:04
S66	2	(performance with (instruction counter profil\$4 measur\$5 monitor\$4 tool)) and compiler and Klassen.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:07
S67	1	(performance with (instruction counter profil\$4 measur\$5 monitor\$4 tool)) and compiler and "Advanced Micro".as. and compil\$4. ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:09
S68	177	"instruction cache" and performance and ((memory cache) with threshold) and (reset\$4 with (counter value count))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:11
S69	150	S68 and ("shadow memory" "control bit" (instruction near cache)) and counter and increment\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:12
S70	64	S69 and (shadow near6 (memory cache address table))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:14
S71	0	S70 and compiler and @rlad<"20030920" and (increment\$4 with count\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:16
S72	0	S70 and @rlad<"20030920" and (increment\$4 with count\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:13

EAST Search History

S73	0	S70 and @rlad<"20030920" and compil\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:13
S74	0	S70 and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:31
S75	136	(performance same (tool profiler measur\$5 counter monitor\$3)) and (shadow near6 (memory cache address table)) and "instruction cache"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:15
S76	12	S75 and @rlad<"20030920" and (increment\$4 with count\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:16
S77	24	S61 or S76	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:17
S78	12	S77 not Levine.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:17
S79	1	S78 and compil\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:19
S80	22	"Business Machines".as. and shadow and (instruction adj cache) and counter and (metadata same (instruction branch access operand))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:22

EAST Search History

S81	0	S80 and @pd<"20020920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 16:46
S82	0	S80 and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:21
S83	1	(performance same (tool counter profiler)) and shadow and (instruction adj cache) and counter and (metadata same (instruction branch access operand)) not "Business Machines".as.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:30
S84	283	threshold\$3 and (counter with reset\$4) and (instruction adj cache)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:31
S85	134	S69 and S84	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:31
S86	3	S85 and @rlad<"20030920" and (performance same (monitor\$4 measur\$5 collect\$4 profiler count\$4 instrumentation)) and ((control count) near3 bit)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 15:33
S87	24	(US-20020019930-\$ or US-20030154463-\$ or US-20020053684-\$).did. or (US-6647491-\$ or US-6463582-\$ or US-5768500-\$ or US-5754839-\$ or US-6163840-\$ or US-6378064-\$ or US-6862729-\$ or US-5581778-\$ or US-6134710-\$ or US-5752062-\$ or US-5938760-\$ or US-6189072-\$ or US-6067644-\$ or US-5937437-\$ or US-5835702-\$ or US-5970439-\$ or US-6446029-\$ or US-6351724-\$ or US-6233531-\$ or US-6311261-\$ or US-7065633-\$).did.	US-PGPUB; USPAT	OR	OFF	2007/02/28 15:57

EAST Search History

S88	1	S87 and (((memory address) near4 (sequence range)) same (increment\$4 with count\$3))	US-PGPUB; USPAT	OR	OFF	2007/02/28 16:18
S89	0	S87 and "shadow memory"	US-PGPUB; USPAT	OR	OFF	2007/02/28 16:18
S90	3	S87 and "shadow"	US-PGPUB; USPAT	OR	OFF	2007/02/28 16:32
S91	18	S87 and (counter with increment\$4)	US-PGPUB; USPAT	OR	OFF	2007/02/28 16:45
S92	0	S87 and ("instruction cache" with increment\$4)	US-PGPUB; USPAT	OR	OFF	2007/02/28 16:46
S93	36	Machines.as. and ("instruction cache" with increment\$4).	US-PGPUB; USPAT	OR	OFF	2007/02/28 16:46
S94	3	S93 and @pd<"20010920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 16:48
S95	0	Dewitt.in. and "10675776"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/28 16:49
S96	248	("shadow" with (memory word register instruction cache)) and (counter same (monitor increment\$4 event trace)) and (threshold\$2 with (reach\$3 reset\$3 exceed\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:12
S97	528	(increment\$4 with counter) and ((cache and performance) same ((threshold exceed\$4) (metric count\$3))) and ((trac43 profil\$4 schedul\$4 monitor\$4 optimiz\$4) same instruction)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:14
S98	37	S96 and S97	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:14
S99	2	S98 not (Dewitt.in.) and @rlad>"20021022"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:16

EAST Search History

S10 0	3	S98 and @rlad<"20020920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:17
S10 1	4	S98 and @rlad<"20030920"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:17
S10 2	6	S96 and @rlad<"20030920" and (performance near2 monitor\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:18
S10 3	25	(US-20030154463-\$ or US-20020053684-\$ or US-20020019930-\$ or US-20030040955-\$).did. or (US-7065633-\$ or US-5768500-\$ or US-5581778-\$ or US-6862729-\$ or US-6134710-\$ or US-6189072-\$ or US-5938760-\$ or US-5752062-\$ or US-6067644-\$ or US-5970439-\$ or US-5937437-\$ or US-5835702-\$ or US-6446029-\$ or US-6351724-\$ or US-6233531-\$ or US-6311261-\$ or US-6647491-\$ or US-6463582-\$ or US-6378064-\$ or US-6163840-\$ or US-5754839-\$).did.	US-PGPUB; USPAT	OR	OFF	2007/03/01 09:24
S10 4	3	S103 and (shadow near7 (cache register file memory location record table))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:25
S10 5	9	S103 and state and "Business".as.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:36
S10 6	0	S105 and shadow	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:36

EAST Search History

S10 7	9	S105 and (state same (memory register cache table))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:38
S10 8	0	S107 and ((state and register) same temporar\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:39
S10 9	0	S107 and ((state and register) same tempora\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:39
S11 0	0	S107 and ((state and (execution instruction memory register)) same tempora\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:40
S11 1	2	S107 and ((state and (execution instruction memory register)) and restor\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/01 09:40